


Substitute for form 1449A/PTO
**INFORMATION DISCLOSURE
 STATEMENT BY APPLICANT**
 (Use as many sheets as necessary)



Sheet 1

Complete if Known

Application Number	08/903486
Filing Date	July 29, 1997
First Named Inventor	Forbes, Leonard
Group Art Unit	2811
Examiner Name	Mintel, W.

Attorney Docket No: 00303.326US1

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
MM	US-5698869	12/16/1997	Yoshimi, M., et al	257	192	09/13/1995
MM	US-5886376	03/23/1999	Acovic, A., et al	257	316	07/01/1996
ML	US-5976926	11/02/1999	Wu, J. Z., et al	438	237	10/10/1997
ML	US-6031263	02/01/2000	Forbes, L., et al	257	315	07/29/1997
ML	US-6084248	07/04/2000	Inoue, S.	257	66	02/03/1998
ML	US-6093937	07/25/2000	Yamazaki, S., et al	257	59	02/19/1997
ML	US-6099574	08/08/2000	Fukuda, S., et al	703	14	12/16/1997
ML	US-6166401	12/26/2000	Forbes, L.	257	77	08/20/1998
ML	US-6271566	08/07/2001	Tsuchiaki, M.	257	347	11/16/1999

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
ML		BURNS, S.G. ,et al. , In: <u>Principles of Electronic Circuits</u> , West Publishing Company, St. Paul, MN, (1987), pp.382-383	
ML		WOLF, "Semiconductor Memory Process Integration", <u>Silicon Processing for the VLSI Era Vol. 2: Process Integration</u> , Lattice Press, California, (1990), pp.623-626	

EXAMINER

Donghee Kang

DATE CONSIDERED

5-24-02